	U.S. Departme	nt of Con	nmerce, Patent an	d Trademark Offic	е	Atty Docket No.		Application No		
						MST-1898-22D		10/800,382		
ſ	CHIPOER ATION DISCLOSURE STATEMENT BY APPLICANT					Applicants				
Γ	(Use several sheets if necessary)					Leung et al.				
ľ	AUS 0, 2 2004				TTT:		Filing Date		Group	
۲	THE THE PARTY OF T					3/11/2004		Unknown		
F	TRAME			U.S. P						
۲	*Examiner		Document	O Date			<u> </u>	Filing I		
ŀ	Initial JT	AA	Number 3,585,378	15 May 1971	Name Bouricius et al.	Class	Subclass	If Appro	priat	
-	<u> </u>		3,651,473	21 Mar 1972	Faber		<u> </u>			
ŀ	4	AB	3,761,879	25 Sep 1973	Brandsma et al.	+	ļ		_	
3		AC								
	-	AD	3,803,562	9 Apr 1974	Hunter			/		
		AE	3,810,301	14 May 1974.	Cook					
		AF	3,835,530	17 Sep 1974	Kilby		\bot X			
L		AG	3,849,872	26 Nov 1974	Hubacher					
L		AH	3,859,640	7 Jan 1975	Eberlein et al.					
L		AI	3,983,537	28 Sep 1976	Parsons et al.					
L	V	AJ	4,007,452	8 Feb 1977	Hoff, Jr.		4		abla	
L	JT	AK	4,038,648	26 Jul 1977	Chesley		1	1 121		
L	Foreign Patent Documents								-	
								Tran	slati	
L	JT		Document	Date	Country	Class	Subclass	Yes	1	
	Λ	AL	1002664	28 Dec 1976	Canada				七	
		AM	0162932 A3	4 Dec 1985	EP				1	
		AN	0178949 A3	23 Apr 1996	EP		X		╁	
	V	AO	0258062 A2	2 Mar 1988	EP				+-	
	JT	AP	0258062 A3	2 Mar 1988	EP		<u> </u>		⇇	
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)										
	JT	AQ	"32K x9 Bit BurstRAM Synchronous Static RAM with burst Counter and Self-Timed Write," Motorola Memory Data (MCM62486A)(No Date), pp. 7-100 to 7-109.							
_	JT	AR	Antola et al., "Reconfiguration of Binary Trees: The Flow-Driven A Conference on Wafer Scale Integration, 1991, pp. 141-147.				oach," 1991 Inte	mational		
E	JT	AS	Aubusson, Russell C. and Ivor Catt, "Wafer-Scale Integration—A Fault-Tolerant Procedure," IEEE Journal of Solid State Circuits, Vol. SC-13, No. 3, Jun 1978, pp. 339-344.							
	Examiner /Joseph Torres/			Date Considered 10/25/2006						